Diploma Website   Student Corner   Pay Fees   NIRF

Computer Organization (2140707)

Teaching Scheme (in Hours)

Theory Tutorial Practical Total
4 1 0 5

Subject Credit :  5

Examination Scheme (in marks)

PA (M)
ESE Viva (V)
PA (I)

Syllabus Content    Download

Unit-1:  Computer Data Representation

Basic computer data types, Complements, Fixed point representation, Register Transfer and Micro-operations: Floating point representation, Register Transfer language, Register Transfer, Bus and Memory Transfers (Tree-State Bus Buffers, Memory Transfer), Arithmetic Micro-Operations, Logic Micro-Operations, Shift Micro-Operations, Arithmetic logical shift unit.

Unit-2:  Basic Computer Organization and Design

Instruction codes, Computer registers, computer instructions, Timing and Control, Instruction cycle, Memory-Reference Instructions, Input-output and interrupt, Complete computer description, Design of Basic computer, design of Accumulator Unit.

Unit-3:  Programming The Basic Computer

Introduction, Machine Language, Assembly Language, assembler, Program loops, Programming Arithmetic and logic operations, subroutines, I-O Programming.

Unit-4:  Micro programmed Control

Control Memory, Address sequencing, Micro program Example, design of control Unit.

Unit-5:  Central Processing Unit

Introduction, General Register Organization, Stack Organization, Instruction format, Addressing Modes, data transfer and manipulation, Program Control, Reduced Instruction Set Computer (RISC).

Unit-6:  Pipeline And Vector Processing

Flynn's taxonomy, Parallel Processing, Pipelining, Arithmetic Pipeline, Instruction, Pipeline, RISC Pipeline, Vector Processing, Array Processors.

Unit-7:  Computer Arithmetic

Introduction, Addition and subtraction, Multiplication Algorithms (Booth Multiplication Algorithm), Division Algorithms, Floating Point Arithmetic operations, Decimal Arithmetic Unit.

Unit-8:  Input-Output Organization

Input-Output Interface, Asynchronous Data Transfer, Modes Of Transfer, Priority Interrupt, DMA, Input-Output Processor (IOP), CPUIOP Communication, Serial communication.

Unit-9:  Memory Organization

Memory Hierarchy, Main Memory, Auxiliary Memory, Associative Memory, Cache Memory, Virtual Memory.

Unit-10:  Multipreocessors

Characteristics of Multiprocessors, Interconnection Structures, Inter-processor Arbitration, Inter-processor Communication and Synchronization, Cache Coherence, Shared Memory Multiprocessors.

Reference Books

Sr. Title Author Publication Amazon Link
1 Computer System Architecture M. Morris Mano Pearson
2 Structured Computer Organization Andrew S. Tanenbaum and Todd Austin PHI
3 Computer Architecture & Organization: An Integrated Approach M. Murdocca & V. Heuring WILEY
4 Computer Architecture and Organization John Hayes McGrawHill

Course Outcome

After successful completion of the course students should be able to:

  • To apply knowledge of the processor’s internal registers and operations by use of a PC based microprocessor simulator.
  • To write assembly language programs and download the machine code that will provide solutions real-world control problems.
  • To eliminate or remove stall by altering order of instructions.
  • To write programs using the capabilities of the stack, the program counter, the status register and show how these are used to execute a machine code program.

About Us

Darshan Institute of Engineering & Technology is a leading institute offering undergraduate (B.E.), postgraduate (M.E.) and Diploma programs in engineering.

Our Contacts

At Hadala, Rajkot - Morbi Highway,
Gujarat-363650, INDIA

(+91) 97277 47310
(+91) 97277 47311

More contact details